Abstract-Over the decades electronic implants have been widely used in several bio-related domains, such as real-time condition monitoring and neural prosthesis. To maintain longterm usability for a minimally invasive implant, the efficiency on the power recovery circuitry should be maximized. In this paper, a CMOS voltage regulator module in which several novel techniques have been incorporated is presented. In addition to these techniques, we also discuss how the reliability and stability can be improved. The whole design has been implemented in a 0.18-µm CMOS process. Results are presented.
I. INTRODUCTION
Using electronic circuitry to solve the encountered problems in health care, rehabilitation of neural system, and stand-alone observation of brain activity has been one of the emerging and important topics in biomedical and cognitive sciences. To achieve a minimally invasive implantation, certain of the implants are powered by a rechargeable battery, so as to avoid periodic battery replacement. However, the leaks can lead to harmful reactions on neural tissue, needless to say their large size [1] . Another often adopted fashion is to employ energy harvesting, as the familiar implant system shown in Fig. 1 . In this case, a permanent implantation can be achieved by powering the implant through a radio frequency (RF) carrier signal obtained from a close-coupling wireless link.
The rectifier and peak filter perform an AC-to-DC conversion with a coarse DC level and referred ground. The shunt regulator provides coarse voltage regulation and protection for the implant [2] . In general, the coarse DC level is then fed into two separate on-implant voltage regulators to generate the fine DC levels used for supplying the digital circuits and analog counterparts [3] . The power supply isolation measures assure the analog circuits of a quiet power supply to make them function properly. The rectifier, peak filter, and voltage regulators are known as power recovery circuitry.
Among the circuits of the implant, the efficiency of the power recovery circuitry is considered one of the most important factors governing the overall implant performance. For instance, the type of the on-implant regulators is often chosen as a series (linear) regulator (also known as low-dropout (LDO) regulator) due to its relatively small occupied area and low EMI effect compared to those of charge pump and switchingmode regulators. Despite the advantages, however, such a type of regulator poses a challenge in decreasing the minimally required input voltage of the power recovery circuitry. It results in a degradation on the maximum permissible distance between the transceiver coils.
In this paper, we report on an efficiency-enhanced CMOS voltage regulator module dedicated to ubiquitous bioelectronic implants. In Section II, two refined voltage regulator modules are briefly reviewed and the proposed architecture is elaborated. Section III presents the circuit building blocks along with their design considerations. Experimental results are given in Section IV, followed by concluding remarks in Section V.
II. ARCHITECTURE DIFFERENCE BETWEEN PRIOR WORKS
AND PROPOSED VOLTAGE REGULATOR MODULE Fig. 2 shows the voltage regulator module proposed by Hu et al [4] . This architecture boosts the output of the rectifier Vrec by using a switched-capacitor (SC) DC-DC converter. The output of the converter Vrecb is then fed into one of the voltage regulators to generate a 3.3-V regulated voltage used for supplying the stimulator. Remarkably, to remove the problems in compensation, achieve better line/load regulation, and reduce the huge amount of capacitance added to the output of the regulator, the presented work makes use of an n-type transistor to replace the conventional p-type counterpart in the pass element (PE). The n-type PE, however, poses a serious problem for decreasing the minimally required input voltage of the power recovery circuitry due to the large dropout voltage. In view of this, a PE using a native n-type transistor available in many modern CMOS processes has been adopted.
To improve overall PSRR of the regulator, the power supply of the bandgap reference is obtained from either Vrec or the 3.3-V regulated voltage, which has been done through a specific start-up circuit [4] . The start-up circuit assures the design of a deadlock-free operation when the regulator is powered up at startup. The 3.3-V regulated voltage and reference voltage Vref generated from the bandgap circuit serve as the power supply and reference in the error amplifier of the 1.8-V LDO regulator (ErA), making the use of conventional NMOS possible in its PE.
While the design seems to demonstrate a perfect implementation of a novel voltage regulator module, such a prior art, however, has a potential shortcoming regarding the stability of the architecture. The operation of the 3.3-V LDO regulator relies on Vrecb and the operation of the 1.8-V regulator requires the 3.3-V regulated voltage. To generate Vrecb, however, the operation of the SC DC-DC converter also relies on the 1.8-V regulated voltage. Moreover, the on-implant clock recovery circuits, generating the required non-overlapped clocks, need to be powered by the 1.8-V regulator. Therefore the architecture brings about a concern on the system loop stability in spite of its truly efficient implementation. Another notable matter needing to be taken into account is the reliability of the SC DC-DC converter stemming from the transistor breakdown, which will be addressed in the next section.
In addition to the voltage regulator module proposed by Hu et al, Ahmadi et al. proposed a similar design using ntype PEs [5] , as depicted in Fig. 3 . This regulator module employs only standard NMOS at its output stage (current driver), similar to the configuration of the 1.8-V LDO regulator in [4] . To avoid the large dropout voltage caused by the n-type transistors' Vgs, a charge pump circuit is required to generate a voltage level V DDB higher than that of the rectified output V DDH . The structure does not suffer from the reliability and stability concerns as it only takes the low-voltage regulator into account. Though the boosted voltage level V DDB can be generated without the 1.8-V regulated voltage and nonoverlapped clocks, however, the diodes involved in the charge pump circuit result in a potentially poor power efficiency and large area overhead, compared to the SC DC-DC converter adopted in [4] .
Motivated by the two architectures, we propose a voltage regulator module, as shown in Fig. 4 , inheriting all of their advantages. The proposed architecture employs native n-type transistors at the output stages of both the low-voltage and high-voltage regulators. To eliminate the potential stability concern expressed in [4] , the 1.8-V regulated voltage V DDL is produced prior to generating V DDH . In this case the reference core is powered through either V DDL or the rectified output Vrec, by means of the same closed-loop power-on-reset (POR) circuit presented in [5] . The closed-loop POR circuit behaves as the start-up circuit in [4] to prevent similar deadlock problem. Once V DDL is produced, the on-implant clock recovery circuits, the same as those used in [4] , are powered up to start the SC DC-DC converter so that the required supply of the 3.3-V regulator can be raised to a sufficient voltage level. The resultant is that Vrec needs only to stay at around V DDL plus a dropout voltage to generate a regulated output higher than it, identical to the target achieved in [4] . The diminished requirement in the voltage level of Vrec results in increased coupling distance on the inductive link for the same transmitted power.
III. CIRCUIT DESCRIPTION
Several refined circuits have been used for constructing the proposed voltage regulator module. When the 1.8-V regulated voltage V DDL is settled, an on-implant open-loop POR circuit (not shown) begins to function. A valid-LOW power-on-reset pulse (P OR) will be generated to assure all the clocked storage elements, such as DFFs, of a known initial state. Once the clocked storage elements get started, the clock recovery circuits, shown in Fig. 5 , proceed to generate the required nonoverlapped clocks whose swings are restricted. A 4-MHz halfwave power carrier signal available in one of the terminals of the receiver coil is attenuated to obtain V COIL . V COIL is then input to the clock extractor to generate a digitized waveform used for producing CLK and CLKb.
The Schmitt trigger in the clock extractor rejects the input noise. The following DFF performs a duty-cycle correction, which is significant as the output of the Schmitt trigger may not be accurately 50% on its duty cycle even though the carrier frequency is constant [6] . The non-overlapped clocks ensure the minimization on dynamic losses at frequency above 1 MHz [7] . To further reduce the dynamic power loss of conventional Schmitt trigger, a low-power structure has been employed in the proposed architecture. The conduction sequences P3→N2 and N3→P2 of the Schmitt trigger adopted, which are, respectively, associated with its output switches HIGH→LOW and LOW→HIGH, result in significant reduction in the shortcircuit power dissipation.
Detailed explanations for the circuit behavior of the SC DC-DC converter adopted (Fig. 6 ) can be found in [4] [7] . Here we only describe how its reliability can be improved. Traditionally, the body terminals of the transistors N3 and N4 are tied to ground potential [7] . For the application of the voltage regulator module in the Hu's architecture (Vrec is set to 2 V), however, it results in voltage differences between A/B (B/A) and bulk terminal of N3 (N4) frequently higher than the legally tolerable voltage stress of the n-type transistors in spite of the employment of the 3.3-V thick-oxide transistor. The presence of overstress brings about hot carrier degradation and oxide breakdown, which is not acceptable for chronic implantation. The fatal flaw can be eliminated by using floating well. Operation of N3 and N4 with floating well pins the voltage differences down to an allowable level, which can be easily realized in today's CMOS n-well technology thanks to the advance of semiconductor process. Fig. 7 demonstrates the simulation results without and with the floating well on the voltage differences of N3. Similar waveforms can also be observed in N4.
Schematic of the 1.8-V LDO regulator is shown in Fig.  8 . Circuit structures of the error amplifier (ErA) and pass elements (PEs) were inspired by [5] to achieve better compromise between power consumption, gain, noise, bandwidth, and PSRR. The 3.3-V LDO is with the same ErA and PEs as those adopted in [5] except the native transistors in PEs, and therefore is not depicted in the article. The cascode PEs of the design can increase the PSRR of the voltage regulator module as a whole, compared to that only adopting single pass transistor. Oxide-thickness-enhanced (3.3-V) devices are used in both the regulators to reduce the operation limitation caused by Vds(sat.) and potential risk of device breakdown. As mentioned before, since the voltage reference is powered by the 1.8-V regulated output to further improve the overall PSRR, care must be taken to prevent the error amplifier from enforcing zero on V DDL at start-up. The closed-loop POR generator, composed of transistors P11, P12, N16, and N17 generates a power-up signal applied to P13 and P14 when V DDL is less than a predefined voltage level. With regard to the voltage reference, it is by far bandgap reference is more preferable than full-CMOS counterpart for consumer applications, due to the predictable reference voltage which is less dependent on temperature coefficient. The bandgap circuit, however, suffers from relatively poor performance as only lateral parasitic bipolar transistors are available in standard CMOS process [9] . Also, the bipolar transistors are areainefficient compared to CMOS counterparts. In view of this, a full-CMOS reference circuit presented in [10] has been used in the proposed voltage regulator module.
By biasing the transistors N10 and N13 in the subthreshold region, and keeping the transistors N11 and N12 saturated, there is no need to use a resistance to generate the reference current, thereby saving the implant area. In order to minimize the variation on the reference current, the channel length of P8 should be large enough to fully suppress the effect of the channel length modulation when V DDL varies. The reference current is magnified by an active load consisting of P10, N14, N15, R6, and R7 to generate low-temperaturecorrelation reference voltages. Notwithstanding the requirement of temperature dependency of the chip is relaxed for most implantable applications, the employed voltage reference yields a perfect cancellation for the temperature dependency of the carrier mobility provided that several conditions in [10] are satisfied. Voltage differences between A/B and bulk terminal of N3 for architectures (a) presented in [4] [7] and (b) using floating well. 
IV. RESULTS
Each of the circuit blocks has been carefully designed under HSPICE environment. Post-layout simulation results show that both LDOs achieve sufficient closed-loop phase margins, assuring them of a stable operation. The proposed voltage regulator module has been verified in a 0.18-µm technology. Photographs of the fabricated chip and proposed SC DC-DC converter are shown in Fig. 9 . The core of the chip occupies around 0.16-mm 2 silicon area. Fig. 10 shows the experimental waveforms. The load regulations of the 1.8-V and 3.3-V regulators were measured as 45 mV and 70 mV at 4 mA. The line regulations are 50 mV and 80 mV, respectively. Experiment on the fabricated chip was performed for up to two days and no ill-effects, including a potential failed startup, occurred, showing the potential of the proposed design with floating well for bio-electronic implants.
V. CONCLUSION An efficiency-enhanced CMOS voltage regulator module in consideration of the stability and reliability has been designed and implemented. By combing several refined techniques, the architecture results in a very practical tool for the design of future on-implant power management circuitry. Proposed is also suitable for the applications where device is powered through energy harvesting, such as RFID transponder. 
